COMPARISON OF MCB, SSCB, AND HYBRID CIRCUIT BREAKER the operation of the electric ships [1] [2] [3] , [28] . Mediumvoltage dc (MVdc) has been proposed as a possible solution to support increased electric power needs in these ships. In MVdc system, whether it is on ships or in future landbased MVdc distribution system, ultrafast circuit breakers are indispensable to protect overcurrent caused by faults and short circuit to enhance the overall reliability of the power system and increase the survivability of the electric ships. In conventional ac system, mechanical circuit breakers (MCBs) are regularly used, which usually take 2-4 voltage cycles (33-67 ms) to interrupt the fault current [1] . In MVdc system, such a long interruption time is not permissible. Solid-state circuit breaker (SSCB) [2] shows significant advantages in response speed compared with MCB, which usually turns OFF the fault current in several microseconds. However, one major challenge with the SSCB is its high steady-state conduction losses, which deteriorates the systems' power delivery efficiency and challenges the SSCBs' thermal design. To achieve both a short fault current interruption time as well as low conduction losses, the hybrid circuit breaker scheme [3] is proposed by combining the mechanical switch (MS) with solid-state devices. Table I summarizes the response time, losses, size and weight, cost information of the MCB, SSCB, and hybrid circuit breakers. The SSCBs used for comparison are Si insulated-gate bipolar transistor (IGBT) based [1] , and the losses are calculated at 50 A conduction current. It can be found that MCB has the slow response speed, but its loss and weight are relatively low. The SSCB has the fastest response speed, and its disadvantage is the high losses, which is hundreds time higher than the MCB and hybrid circuit breaker. The large losses of SSCB also result in a big volume due to the heatsink needed for cooling. The hybrid circuit breaker has relatively fast response speed and low losses, but its disadvantage is the high cost, because both MS and high power semiconductor switches are needed to develop the hybrid circuit breaker.
Researchers have recently proposed several different prototypes for hybrid circuit breakers [4] [5] [6] , but very few have implemented and reported the experimental study results of the hybrid concept incorporating a low-voltage commutating semiconductor switch. Therefore, this paper presents the proof-of-concept prototype and experimental tests of a medium-voltage class hybrid dc circuit breaker suitable for MVdc or MVac electric ship applications.
In this paper, the medium-voltage hybrid dc circuit breaker with a 10 kV and 200 A rating can interrupt the fault current in 2 ms [7] . There are four primary components for current conducting, commutation, and interruption as shown in Fig. 1 : an MS for steady-state current conduction, a commutating switch (CS) for current commutation, a main breaker (MB) for fault current interruption, and a stack of MOVs for voltage clamping. Fig. 2 illustrates the schematics of the four primary parts. The MB is used for fault current interruption and is developed based on a 15 kV SiC emitter turn-OFF thyristor (ETO). A diode bridge is also designed for the 15 kV SiC ETO, so the hybrid dc circuit breaker is suitable for bidirectional MVdc protection or MVac system. A 1 μF snubber capacitor is parallel with the diode bridge to increase the turn-OFF current capability of the 15 kV SiC ETO. Two or more 3.5 kV MOVs are connected in series to achieve the desired clamping voltage. For the experimental demonstration, two MOVs are used to clamp the voltage at 7 kV although the designed clamping voltage is around 12 kV, which is suitable for 10 kV MVdc system protection. The low-voltage metaloxide-semiconductor field-effect transistors (MOSFETs) are used for the CS and are connected back to back for bidirectional voltage blocking. Fig. 2(d) gives the electrical symbol of the MS, which will be elucidated in a companion paper. The prototype MS has a rating of 15 kV and 630 A. Fig. 3 shows the closing and opening operation sequence for the hybrid dc circuit breaker. During normal operation, all the three switches (MB, MS, and CS) are in conduction mode. However, the current does not conduct through the highvoltage semiconductor devices-based MB, and therefore its relatively high conduction loss is avoided.
During the fault current interruption, the CS is turned OFF at t 4 first and then all the current starts to commutate to the MB. Once all the current is commutated to the MB, the MS is turned OFF at t 5 with zero current. When the MS can withstand high voltage with enough gap between its contacts, the fault current is turned OFF by the MB at t 6 . The total interruption time is a function of the time delay between t 5 and t 6 , where there is an optical delay time to realize the shortest total interruption time. The detailed analysis will be covered in the companion paper. During closing operation, the three switches will operate in a reversed sequence with the opening process.
The hybrid dc circuit breaker scheme that exploits a low-voltage CS connected in series with an ultrafast MS provides a high-speed and high-efficient protection solution to power systems. The fast MS does not interrupt any current, so no arc needs to be dealt with. Only low-voltage rating is required for the CS because a relatively low voltage is needed to commutate the current into the MB during fault current interruption. Thanks to the low-voltage rating, low conduction resistance is easily achievable for the CS and its forward voltage drop can be negligible. Fig. 4 shows the photo of the 10 kV and 200 A hybrid dc circuit breaker prototype that can be applied to MVdc power systems. The 15 kV SiC ETO device is characterized and justified for the hybrid dc circuit breaker application. A compact 80 V and 200 A CS is implemented by paralleling multiple discrete low-voltage silicon (Si) MOSFETs. Options of low-voltage CS devices are evaluated and compared for our targeted voltage and current ratings. The prototype features a fan-free design with compact heat sink. The test results are presented for both the high-voltage and low-voltage switches. The design of the MS will be covered in a companion paper.
II. HIGH-VOLTAGE SiC ETO-BASED MAIN BREAKER
The MB performs the function of interrupting the large fault current during short circuit or overload and reclosing the hybrid dc circuit breaker during normal conditions. To avoid dealing with arcing and speed up the interruption process, a solid-state switch is preferred for the MB.
A. Device Selection for the MB
One main requirement for solid-state devices used in MB is the large turn-OFF safe operation area (SOA). Si power devices' blocking voltage is typically less than 6.5 kV, resulting in the need for complexing device series connection [8] , [9] . The complemental balancing network needed during devices series connection also increases the complexity and results in a bulky, less efficient, and less reliable system. Si power devices such as IGBT and gate turn-OFF thyristor (GTO) are also sensitive to the dynamic avalanche during the turn-OFF, which limits its SOA. Therefore, for a given fault current, larger current rating MB is needed if Si devices are selected.
The development of wide-bandgap semiconductors like SiC has attracted great attentions due to its superior material properties over Si, making devices with breakdown voltage higher than 10 kV easily achievable [10] [11] [12] . For examples, 10-and 15 kV SiC MOSFET, 15 kV SiC IGBT, and 15 kV SiC p-type GTO (p-GTO) fabricated by Cree have been reported in [10] and [11] . In our case, the 15 kV SiC ETO based on a 15 kV p-GTO is selected due to its superior turn-OFF performance and simple gate drive requirement. As illustrated in Fig. 5 , the forward conduction characteristic comparison of 15 kV SiC p-GTO, IGBT, and MOSFET is provided. In Fig. 5 , the I -V curves of the three devices are measured by a Tektronix curve tracer. To better compare the conduction characteristics of these three types of devices and minimize the effect of different chip size, the three devices current are normalized into an active chip size of 0.32 cm 2 . The SiC p-GTO thyristors demonstrated the lowest forward voltage drop thanks to the double-side carrier injection and strong conductivity modulation. Although the current does not go through the MB during normal operation of hybrid dc circuit breaker and this forward voltage drop does not directly cause excessive power losses, it does affect the driving voltage requirement for the CS, which will be further explained in Section III. Therefore, lower forward voltages and large surge capability are still preferred. Fig. 6 shows the photo of the 15 kV SiC p-GTO and its schematic cross section. A p-GTO is fabricated because only n+ substrate is currently available. At the moment, no SiC n-type GTO has been developed or published due to the difficulty in material growth and the need for a p+ substrate. In the hybrid dc circuit breaker application, both types of GTOs can be used to build the MB. The 15 kV SiC p-GTO is built on a 120 μm and 2 × 10 14 doped p-type SiC layer with 1 cm 2 die size and 0.521 cm 2 active area. More details about the fabrication of the 15 kV SiC p-GTO can be found in [29] .
To improve the dynamic performance of SiC GTO, the ETO concept, originally developed based on Si GTO thyristor technology, was also applied to SiC [13] . Also, the SiC ETO demonstrated enormous reverse-biased SOA (RBSOA) as analyzed in Section II-F, which means a large current turn-OFF capability. Exploiting the superior breakdown strength of the SiC material, the SiC ETO presents a unique opportunity for medium-voltage circuit breaker applications: small leakage current at very high blocking voltage, low forward drop, a very simple MOS interface for gate drive, as well as high current turn-OFF capability. All these features make it an ideal candidate for hybrid dc circuit breakers [14] [15] [16] .
B. 15 kV SiC ETO Thyristor
The schematics of the three-terminal voltage-controlled SiC p-type ETO is shown in Fig. 7 (a) where two 100 V and 44 m n-channel MOSFETs (IRF54010) are series connected with the gate of the SiC p-GTO as the gate switch Q g , and two 80 V and 11 m p-channel MOSFETs (SUM110P08) are series connected to the anode as the emitter switch Q e . A 5.1 V Zener diode is connected between the gate and drain of the gate switch Q g to prevent its false turn-ON. The gate resistor R g for the SiC p-GTO is 33 to achieve ∼400 mA gate driver current during turn-ON, and one 3 gate resistor R e is chosen for the emitter switch Q e to speed up the turn-OFF process.
With the help of MOSFETs, the SiC ETO is a three-terminal voltage-controllable device. The gate driver voltage for the SiC p-ETO is −15/+15 V. During the ON state, gate driver voltage for the SiC ETO is −15 V, which also maintains the ON state of the emitter switch Q e and the OFF state of the gate switch Q g . The current conducts through the emitter switch Q e and goes through the p-GTO. During the turn-OFF process, a +15 V gate driver is applied to the gate, which turns OFF the emitter switch Q e first. Meanwhile, the voltage across the drain and source of the emitter switch Q e will rise, which plus the p+ anode/n base junction voltage (around 3 V) drives the gate switch Q g to the ON state. Then the current will commutate from emitter switch Q e to gate switch Q g and unity gain turn-OFF is achieved. The large anode current then rapidly removes the stored charge in the n-base region, improving the turn-OFF speed of the SiC ETO. More details on the SiC p-ETO principle of operation can be found in [13] .
C. Forward Characteristics of the 15 kV SiC ETO
The forward conduction characteristics of the SiC p-ETO are determined by both the emitter switch Q e (pMOS) and the p-GTO. The forward voltage drop across the SiC ETO is equal to the sum of the voltage drop across the emitter switch Q e and the voltage drop across the p-GTO. Fig. 8 illustrates the forward conduction characteristics of the emitter switch Q e (two pMOS in parallel), p-GTO, and the SiC ETO.
The forward conduction characteristic of the p-GTO is tested by a Tektronix 371 curve tracer in a pulse mode. Its forward voltage drop is less than 5 V conducting 50 A for a 0.52 cm 2 device according to its I -V curve, and is approximately 6.5 V at 200 A [11] . The conduction resistance of the emitter switch Q g (two pMOS in parallel) is 4.65 m at 25°C. Then the conduction resistance of the SiC ETO is the sum of the emitter switch Q e and the p-GTO, whose forward voltage drop is about 7.5 V at 200 A conduction current.
If applied in MVac system or MVdc system that requires bidirectional protection, bidirectional blocking capability of the MB is required. The 15 kV SiC ETO described above has only forward blocking capability, so a relatively low-cost Si diode rectifier bridge as shown in Fig. 2(a) can be used. An additional 15 V voltage drop across the diodes at 200 A will contribute to the total voltage drop for the MB adding up to 22.5 V. This voltage drop will be too high in a pure SSCB, but does not directly associate with power losses in hybrid dc circuit breaker because during normal operation, the current flows through the MS and CS path.
D. Turn-OFF Capability Without Snubber
The ETOs' turn-OFF capability has been tested under standard pulse test circuit as shown in Fig. 9 , including a high-voltage dc power supply, dc bus capacitors, and a clamped inductive load. A 10 kV SiC p-i-n diode from Cree is used as the freewheel diode parallel with the 20-mH load inductor. The resistor, capacitor and diode (RCD) snubber is disconnected during the snubberless test of the SiC ETO. The gate voltage for the SiC ETO is −15 V for turn-ON and +15 V for turn-OFF with a 30 gate resistor.
In Fig. 10 , 123 A current is turned OFF at 6 kV by the 15 kV SiC ETO without any snubber circuit. Because the ETO is p-type, a negative dc bus voltage is applied to the SiC ETO to avoid the high-voltage isolation of the gate driver circuit and the cathode voltage of the ETO V AK will decrease from almost zero to −6 kV as shown in Fig. 10 . It takes about 2 μs to switch OFF the current in the ETO device. The peak di /dt is 500 A/μs; the peak dv/dt is 16 kV/μs. The peak power density during turn-OFF exceeds 1.2 MW/cm 2 . It is experimentally proved that the SiC ETOs have superior switching capability under snubberless switching conditions and are very suitable for circuit breaker applications. Theoretical analysis in Section II-F indicates that a much higher turn-OFF capability can be achieved in the SiC ETO and further investigation of the RBSOA is an ongoing research topic by the author groups in [12] , [13] .
The snubberless turn-OFF loss of the SiC ETO at 6 kV and 120 A is around 200-300 mJ, which is a large turn-OFF loss. However, for the hybrid dc circuit breaker application, the ETO switch will turn OFF only once when fault occurs. Thus, the large turn-OFF loss will have little effect on the device temperature rise, and no heatsink is needed for the SiC ETO switch.
E. Turn-OFF Capability With a Snubber Capacitor
To enhance the turn-OFF capability of the SiC ETO device, a snubber capacitor is added considering that slower turn-OFF of current in the semiconductor switch does not affect the operation speed of the hybrid circuit breaker. This allows the same SiC chip to turn OFF much higher current, and potentially reduces the total cost of the hybrid dc circuit breaker. The snubber capacitor can be placed across the ETO as well as the diode bridge to limit the turn-OFF dv/dt. For the MVdc application, an RCD snubber circuit is preferred to prevent the high discharging current conducting through the SiC ETO during turn-ON. For the MVac application, a resistive divider shown in Fig. 11 is used to monitor the voltage across the diode bridge. The voltage across the MB is sensed and calculated. When the difference between voltage VA and VB is close to zero, the SiC ETO will be turned ON with zero voltage switching.
The current turn-OFF capability of the SiC ETO with snubber is verified in the tester shown in Fig. 9 where a 30 nF snubber capacitor is used. In Fig. 12, 250 A current is turned OFF at 7 kV within 3 μs. It can be seen from the graph that the current in the device is immediately commutated into the snubber capacitor upon switching OFF, followed by a voltage linearly rising at a rate limited by the capacitor. Using a 30 nF snubber capacitor, the dv/dt at 250 A should not exceed 8 kV/μs. With a larger capacitor, the dv/dt will be limited to an even lower rate so that the voltage stress of the SiC ETO is smaller, resulting in a higher turn-OFF current capability. Although the snubber circuit may slightly extend the turn-OFF time, this is appreciated in applications such as circuit breakers because to cut off current in microseconds is not preferred.
F. Turn-OFF Current Capability Analysis of the 15 kV SiC ETO
For hybrid dc circuit breaker application, it is desirable to use a small current rating MB to lower the overall cost. This requires the MB to turn OFF higher fault currents, in other words, have large RBSOA. SiC device is significantly superior to Si in this regard. Theoretical analysis shows that the SiC bipolar devices are absent of dynamic avalanche, which is a major limitation in Si bipolar power devices. This means that the SiC bipolar devices can achieve a very high turn-OFF capability. During the turn-OFF, the SiC p-ETO can be modeled as an inductive load open-base n-p-n transistor turn-OFF and the voltage is supported by the p-base region. The dynamic electric field distribution during inductive turn-OFF transient is determined by the effective carrier density N eff
where J A is the anode current density in A/cm 2 , N A is the p-drift region doping concentration (2 × 10 14 cm −3 ), q is the charge of an electron, ε s is the relative dielectric constant for 4H-SiC material, and v sat,n is the saturated drift velocity of electrons. On the other hand, the static breakdown is determined by (1) when J A = 0. When the peak electric field E max reaches the critical electric field E c , dynamic breakdown happens in the n-p-n transistor
where W P stands for the length of p-drift region in p-GTO. For a Si bipolar device, the first term (N A ) in (2) is negligible compared with the second term, also called the current-
Thus, the avalanche breakdown is largely determined by the current-controlled carrier density (N c ). The higher the turn-OFF current, the lower the dynamic breakdown voltage. However, in high-voltage SiC bipolar devices, this is significantly different where the current-controlled carrier density (N c ) is much smaller compared with the p-drift region doping concentration N A , which means that turn-OFF current does not significantly affect the dynamic breakdown voltage. There are three reasons. First, the doping concentration N A in SiC is much higher than Si (about 200 times higher [17] ). Second, the electron saturated velocity in 4H-SiC material (around 2 × 10 7 cm/s at room temperature) is about two times of that in Si material, making the current-controller carrier density (N c ) even smaller. In addition, compared with n-type ETO, the p-type ETOs minority carrier in p-drift region is electron, which has a higher saturated velocity than holes (about 1.2 times). Thus, the p-ETO should have a larger RBSOA. Third, the critical electric field of 4H-SiC is about ten times higher than that of Si, leading to a much higher turn-OFF current capability. In summary, for the same current density, the current-controlled carrier concentration (N c ) in SiC bipolar devices has much less effect on the avalanche breakdown than the counterpart Si devices. Thus, a very large turn-OFF SOA or RBSOA is expected in the SiC and the power density at the onset of dynamic avalanche of the 15 kV SiC ETO can also be theoretically calculated. The onset voltage for dynamic avalanche breakdown for the p-type SiC ETO is expressed as
assuming that a triangular electric field profile is established in the SiC p-GTOs drift layer.
Combining (2) and (3), the dynamic avalanche voltage can be expressed as
With N A (2 × 10 14 cm −3 ), q (1.602 × 10 −19 C), ε s (9.7 × 8.84 × 10 −14 F · cm −2 ), and v sat,n (2 × 10 7 cm/s) known, the empirical critical electric field E c is 2 MV/cm, and the theoretical power density at the onset of dynamic avalanche point can be calculated according to (4) . For example, at 10 kV avalanche voltage, the current density for onset of dynamic avalanche is about 2790 A/cm 2 and the corresponding power density is as high as 27.9 MW/cm 2 while the dynamic avalanche power density for a Si bipolar device can also be calculated as only 200 kW/cm 2 . The very high avalanche power density for the SiC ETO makes it very attractive for hybrid dc circuit breaker application. Also, it is important to point out that the analysis in (4) assumes isothermal condition, that is, there is no temperature rise during the turn-OFF transient. This is typically true in the case of Si since the turn-OFF current density is very low. If turn-OFF current density and voltage are high, the power density will increase significantly, and hence rapid temperature rise is possible in the SiC power device. An additional failure mechanism hence RBSOA limitation might then be due to the temperature effect. In one of our studies of SiC diodes [14] , thermal stress of metallization is considered one of the failure mechanisms under surge condition.
In order to better illustrate the large RBSOA capability of the SiC p-ETO, a power density chart showing some reported and tested high-voltage SiC devices' maximum power density is presented in Fig. 13 . The red line is the Si power density limit (about 200-300 kW/cm 2 ), which stands for the onset of Si dynamic avalanche. The green line is an arbitrary 1 MW/cm 2 power density line. The blue line is the SiC theoretical power density limit, which is as high as 28 MW/cm 2 . In [19] , a 20 kV SiC n-type IGBT demonstrated 11 kV and 47 A/cm 2 turn-OFF waveforms (purple square point), corresponding to a 517 kW/cm 2 peak power density. In [20] , a tremendous 3.3 MW/cm 2 power density for 1.2 kV SiC BJT (red point) is verified and the 10 kV SiC MOSFET (yellow triangle point) is also tested up to 1 MW/cm 2 . For the SiC p-ETO, a successful turn-OFF of more than 1.2 MW/cm 2 (magenta rhombus point) has been demonstrated. A 22 kV SiC p-ETO [12] also displays a very large RBSOA, with 1.34 MW/cm 2 power density (black rhombus point). It can be clearly seen that the experimentally verified RBSOA is still far smaller than the theoretical SiC RBSOA. Thus, there is a great potential to further validate and verify the true RBSOA limit of the SiC ETO.
III. LOW-VOLTAGE MOSFET-BASED COMMUTATING SWITCH

A. Current Commutation Analysis During
Fault Current Interruption [21] , [22] During normal operation, the current I 0 conducts through the MS and the CS as shown in Fig. 14(a) . During the current commutation process, part of the total current I 0 commutated to the MB branch (assumed as i 2 ) while part of the total current I 0 remains in the MS and CS branch (assumed as i 1 ). The currents in both branches satisfy the following equation:
During the current commutation, a voltage is established by the CS represented by a constant voltage source as V av in Fig. 14(b) to overcome V ON that is the conduction voltage drop of the MB.
According to Kirchhoff's voltage law, the following equation can be derived:
where L s1 and L s2 are the stray inductances associated with the MB branch and L s3 and L s4 stand for the stray inductances associated with the MS and CS branch. Suppose the commutation begins at t = 0 and ends at t = T , (6) can be further derived as Assume that the total stray inductance is L s
Substituting (8) into (7), the total commutation time T can be derived as
The energy absorbed by the CS during the current commutation process can also be analyzed
Substituting (9) into (10), the absorbed energy E CS can be further derived as
From (9) and (11), one can see that the current commutation is driven by the voltage of the CS minus the MB forward voltage, through the total inductance of the loop. And the energy absorbed by the CS is proportional to the magnetic energy stored in the loop inductance. These two equations [(9) and (11)] give quantitative guidelines for designing the CS, and also indicate that a compact mechanical design and a low forward voltage drop in the MB are preferred for fast commutation.
B. Device Selection for the CS
Two main tasks are required for the CS: 1) to conduct current during the ON state of the hybrid dc circuit breaker with very low loss and 2) to commutate current at fast speed during fault current interruption. Thanks to large contact area Fig. 15 .
Typical output characteristics of IGBTs and MOSFETs in parallel [22] , [23] .
and additional pressure applied to the closed contacts, MS inherently has very low contact resistance, so it is the power semiconductor devices-based CS that determines the overall hybrid dc circuit breaker conduction losses.
On the other hand, the CS works under an unclamped inductive load (UIS) condition during the fault current commutating from the MS to the MB as shown in Fig. 14. The energy stored in the parasitic loop inductance of the hybrid dc circuit breaker will be absorbed by the CS. It is probable that the CS will go to avalanche mode during current commutating. Thus, a power semiconductor device with avalanche capability is preferred. The design the CS is based on these two basic requirements.
Two common options for CS are Si IGBTs and MOSFETs. The first concern of the CS selection is the conduction loss. To facilitate the device selection, the typical I -V characteristics for a 300 V MOSFET and 330 V IGBT are illustrated in Fig. 15 . Comparing the curves in Fig. 15 , one can conclude that, at low current levels, MOSFET has much lower voltage drop, and paralleling multiple of them will linearly reduce the voltage drop down to an acceptable value. As the IGBTs have an intrinsic voltage drop of approximately 0.8 V, the parallel of them would still have a voltage drop of at least 0.8 V when conducting the normal current.
The second concern is the avalanche capability as discussed above. Most MOSFETs can sustain avalanche for a short period as long as the energy and pulsewidth are within the specifications given by their avalanche SOAs. However, IGBTs are more prone to failure under such circumstances. Though a clamp circuit such as capacitor or MOV can be used, these increase the complexity of the switch. Based on the above considerations, low-voltage Si MOSFETs are selected as the CS because of their low conduction losses in the range of 200 A current and good avalanche capability during UIS.
The next step is to select the appropriate breakdown voltage of the Si MOSFET. It is derived that the current commutating time T is determined by the avalanche voltage of the power semiconductor device, as shown in (9) . The higher the avalanche voltage of the CS is, the faster the current is commutated. In other words, a high breakdown (avalanche) voltage will accelerate the fault current commutating. However, the specific resistance of MOSFET has an exponential relationship with its breakdown voltage, as expressed in [17] 
where BV is the breakdown voltage of the MOSFET, which is equal to the avalanche voltage, ε s is the semiconductors' relative dielectric constant, μ is the mobility, and E c is the critical electric field for breakdown. According to (12) , to reduce the conduction loss, a low breakdown voltage MOSFET is preferred. Therefore, there is a tradeoff between the conduction resistance and the commutating time.
Finally, an 80 V Si MOSFET (FDB86360_F085) is selected as the CS, whose R dsON is 1.8 m [25] . Fig. 16 shows the photo of the CS with its gate driver board. To form a bidirectional blocking switch applied in the ac system, a back to back series connection of the MOSFETs is adopted. Sixteen MOSFETs are connected in parallel as one switch to reduce the total R dsON . Then the theoretical R dsON of CS is about 0.225 m .
C. Conducting Test
The conduction loss and thermal performance of the CS are experimentally verified as shown in Figs. 17 and 18 . Fig. 17 shows the 200 Arms current (blue) through the CS and its corresponding forward voltage drop (yellow). It can be found that at the peak current 280 A, the voltage drop is only 0.1 V, which gives an R dsON of 0.36 m . This is a little higher than the theoretical R dsON calculation, which may Temperature rise at 200 Arms is also measured as shown in Fig. 18 . The prototype has shown a moderate temperature rise of 33°C under natural air convection condition at 200 Arms, which is the full load current. No fan is needed for the cooling of the CS.
D. Current Commutating Test
The current commutation test is also conducted with resistive load as shown in Fig. 19 . A 200 V dc power supply is used to simplify the tester setup. Fig. 20 illustrates the current commutation waveforms, where the Ch2 (cyan) is the voltage across the CS, Ch3 (purple) is the load current through the hybrid dc circuit breaker, and Ch4 (green) is the current through the MB. The current commutation occurs when a 15 load resistor (R L2 ) is connected to the tester by a circuit breaker. The current sensors in the hybrid dc circuit breaker will sense a load current increase, and the current commutation will happen when the load current reaches 18 A.
Before t 0 , only the 30 resistor load (R L1 ) is in the tester and about 7 A current goes through the MS and the CS. At this time, although the MB is in ON state, there is no current going through it, because of its much higher conduction voltage drop. At t 0 , the 15 load resistor (R L2 ) is connected in by a circuit breaker (CB1). Then the load current (Ch3) starts to increase, and the hybrid dc circuit breaker will sense the load current all the time. Once the load current reaches 18 A (at t 1 ), the controller sends out the turn-OFF signal to the commutation switch. At t 2 , the CS receives the turn-OFF signal, and is turned OFF immediately. The voltage (Ch2) of the CS (MOSFETs) reaches its avalanche voltage rapidly, in this case, 75 V. From t 2 to t 3 , the avalanche voltage of the CS start to drive the load current from the MS to MB and the MB current (Ch4) gradually rises to load current. At this period, the load current has some slight decrease, which is due to the resistive load and high forward voltage drop of the MB. At t 3 , the current commutation is completed, and the CS voltage (Ch2) starts to decrease to the conduction voltage of the MB.
From t 2 to t 3 , 18 A current is commutated from the MS branch to the MB branch by the CS within approximately 6 μs. By calculation based on the measured results, an average di /dt of 2.3 A/μs is observed. With 75 V avalanche voltage of the CS and 22.5 V conduction voltage drop of the MB, the loop inductance is estimated to be 21 μH according to (9) . More compact design, thicker conducting path, and good electrical connection would help reduce the loop inductance and benefit commutation. This gives an estimation that commutation for 200 A takes approximately 85 μs to finish. Compared with the 1-2 ms operation time of the MS, the commutating speed is acceptable. The energy absorbed by the CS can also be calculated according to (11) . The loop inductance is measured as 21 μH, and the energy absorbed at 200 A would be 0.6 J, which is much less than the avalanche energy capability of a single MOSFET [25] .
IV. FAST MECHANICAL SWITCH
The fast MS is another essential component in the hybrid dc circuit breaker. To benefit the hybrid scheme most, ultrafast mechanical opening operations and low contact resistance in close position are important. The former would facilitate the fast protection function of the circuit breaker against faults; the latter helps minimize the conduction losses as low as possible during normal conduction. Therefore, a novel high-speed switch based on Thomson coil is proposed [27] . More details regarding the design and development of this high-speed MS can be found in a companion paper for this journal. 
V. HYBRID DC CIRCUIT BREAKER INTERRUPTION TEST
An interruption test with inductive load of the hybrid dc circuit breaker conducted at 7 kV and 100 A, as shown in Fig. 21 . Blue line is the current through the hybrid dc circuit breaker, and the red line is the voltage across the hybrid dc circuit breaker. Before t 1 , the hybrid dc circuit breaker is in ON state, and the 100 A current conducts through the MC and the CS. The voltage across the hybrid dc circuit breaker is almost zero. At t 1 , the CS is turned OFF, and the 100 A current starts to commutate to the MB. After about 100 μs delay when all the current commutated to the MB, the MS is turned OFF. After another 1.5 ms delay, the MB is turned OFF at t 2 . The voltage across the hybrid dc circuit breaker starts to increase linearly with the dv/dt limited by the snubber capacitor (0.5 μF). The voltage rise time takes about 35 μs before it reaches the MOVs' clamping voltage (7 kV) at t 3 . Then all the remained energy in the line impedance is absorbed by the MOVs, which takes about 105 μs. At t 4 , the current reaches zero, and due to the SiC p-i-n diode used in the test setup for protection, there are some reverse recovery current. At t 5 , the hybrid dc circuit breaker is in OFF state and the 100 A current is interrupted in 1.75 ms.
The hybrid dc circuit breaker demonstrated a very fast current interruption capability taking only 1.75 ms to interrupt 100 A current. For 200 A current interruption, the time from t 3 to t 5 will take longer time (about four times longer than the 100 A interruption test), because more energy is stored in the line impedance needing to be absorbed by the MOVs. The estimated interruption time for 200 A is about 2 ms, which is still very fast.
VI. CONCLUSION
This paper has presented the design and test validations of high-voltage and low-voltage semiconductor switches needed in a medium-voltage hybrid dc circuit breaker.
1) The 15 kV SiC ETO device is developed as the MB. A Si diode bridge together with the SiC ETO can be used to form an ac switch, which is needed in bidirectional MVdc or MVac protections. The MB successfully demonstrated a 250 A current turn-OFF capability at a clamped voltage of 7 kV. It is expected that an even larger turn-OFF capability can be realized in the SiC ETO with a larger snubber capacitor and there is also a substantial room left for clamping the device voltage at a much higher value such as 12 kV. The turn-OFF capability of the SiC ETO without a snubber (i.e., the RBSOA) is also studied, indicating a very large theoretical RBSOA limitation. This is very promising because there is a great potential for the SiC ETO to interrupt fault current as high as 1000 A/cm 2 . 2) An ultralow Rdson and low-voltage (80 V) Si MOSFET is implemented as the CS using a number of devices in parallel. Its thermal performance with nature convection cooling at the rated load is experimentally verified. A fast current commutation is achieved by driving the MOSFET into the avalanche condition. In summary, the presented high-voltage and low-voltage electronic switches have demonstrated their capability to be used in the hybrid dc circuit breaker, providing low lossless and ultrafast protection of the dc power system in future electric ships and MVdc microgrids. Scaling the current and voltage ratings will be needed for real-world applications.
